You are required to design a synchronous counter depending on the status of your id no. If your id no is even then you will design a synchronous counter that will count 2, 4, 6 in ascending order (up...

Extracted text: You are required to design a synchronous counter depending on the status of your id no. If your id no is even then you will design a synchronous counter that will count 2, 4, 6 in ascending order (up counter) else you are to design your counter with 1, 3, 5 in descending order (down counter). Your design should at least contain one JK (least significant bit) and one D flip- flop (most significant bit). You can use other gates and flip-flops if required. For your final design, you are supposed to give all the necessary information in detail such as • State diagram • State transition table • Karnaugh maps Circuit layout