The T/H of Fig. 11.5 has transistors that are and a 1-pF hold capacitor. Assume the clock waveforms are fast enough that the channel charge of the transistors is evenly distributed between the two junctions. Compare the final hold pedestal between the case when the dummy switch turns on substantially before the sampling switch turns off, and the case when it turns on substantially after the sampling switch.
Already registered? Login
Not Account? Sign up
Enter your email address to reset your password
Back to Login? Click here