The following Table 1.0 shows the stages of the fetch-execute cycle in the machine cycle. They are not written in the correct order. Copy Table 1.0 first and write the numbers 1 to 6 in the order...

Extracted text: The following Table 1.0 shows the stages of the fetch-execute cycle in the machine cycle. They are not written in the correct order. Copy Table 1.0 first and write the numbers 1 to 6 in the order column to show each stage in its correct order. Table 1.0 Stage Order Address id copied from PC to MAR. This is done using the address bus Contents at the memory location contained in MAR are copied temporarily into MDR Contents of MDR are copied and placed in IR Instruction is finally decoded and then executed by sending out signals (via the control bus) to various components of the computer system A Program Counter (PC) contains the address of memory location of the next instruction to be fetched Value in PC is incremented by 1 so that it now points to the next instruction to be fetched