Simulate the operation of the circuit seen in Fig. 17.44. Do the comparator outputs make full logic transitions? Are glitches a concern? Why? How do the simulation results compare to the results seen in Fig. 17.37? Note that the outputs of the comparator go low each time ø2goes high so that Out can be used to clock a counter directly.
Already registered? Login
Not Account? Sign up
Enter your email address to reset your password
Back to Login? Click here