In a two - level cache hierarchy with C1 and C2 caches. An application incurs 1.6 memory accesses per instruction on average. The miss rate of C1 cache is 0.2 and the C2 cache experiences 16 misses...

I need the answer as soon as possible

Extracted text: In a two - level cache hierarchy with C1 and C2 caches. An application incurs 1.6 memory accesses per instruction on average. The miss rate of C1 cache is 0.2 and the C2 cache experiences 16 misses per 2500 instruction. The miss rate of C2 is decimal places) (answer up to two