If transistor drain current is plotted versus gate-source voltage on a log-log scale, what is the slope of the curve in strong inversion? What is the slope for very large values of ? What is the slope of the curve at ?
Make a qualitative sketch of transistor intrinsic gain, , versus for:
a. constant device width,
b. constant drain current, In each case, what is the relationship between and in weak-inversion, active mode, and under mobility degradation?
Already registered? Login
Not Account? Sign up
Enter your email address to reset your password
Back to Login? Click here