Given a MIPS processor with a direct-mapped data cache. On this processor the following code is running: sum = 0; for (i=0; i


Given a MIPS processor with a direct-mapped data cache. On this processor the following code is running:<br>sum = 0;<br>for (i=0; i<4; i++)<br>sum = sum + A[i) + A[i+2];<br>'A' is an array of (32-bit) integers, word-aligned in memory. All other variables used in this program are already located in registers.<br>What is the data cache hit-rate (in number of percents) for this program, assuming that the cache has a block size of 1 word?<br>Answer:<br>

Extracted text: Given a MIPS processor with a direct-mapped data cache. On this processor the following code is running: sum = 0; for (i=0; i<4; i++)="" sum="sum" +="" a[i)="" +="" a[i+2];="" 'a'="" is="" an="" array="" of="" (32-bit)="" integers,="" word-aligned="" in="" memory.="" all="" other="" variables="" used="" in="" this="" program="" are="" already="" located="" in="" registers.="" what="" is="" the="" data="" cache="" hit-rate="" (in="" number="" of="" percents)="" for="" this="" program,="" assuming="" that="" the="" cache="" has="" a="" block="" size="" of="" 1="" word?="">
A data cache is indexed with a 8-bits inciex, tag size is 24 bits. Each cache block contains a tag, a block of words, 1 dirty bit, 1 valid bit; each word contains 4 bytes. The address size is 36 bits, and the<br>memory is byte addressable.<br>8) The cache is drect mapped.<br>Compute for yourself how many words are stored in one data block.<br>a) What is the total cache size (in bits)? Write the total cache size into the arswer line (without decimal sign

Extracted text: A data cache is indexed with a 8-bits inciex, tag size is 24 bits. Each cache block contains a tag, a block of words, 1 dirty bit, 1 valid bit; each word contains 4 bytes. The address size is 36 bits, and the memory is byte addressable. 8) The cache is drect mapped. Compute for yourself how many words are stored in one data block. a) What is the total cache size (in bits)? Write the total cache size into the arswer line (without decimal sign "."). Answer: A direct mapped cache has the fallowing metrics for a program execution: D-cache miss rate = 5% I-cache miss rate 4% Miss penalty = 200 cycles Base CPI (ideal cache) = 5.0 The D-cache misses are caused only by the Load and Store instructions. These instructions are only 20% of total amount of instructions. Caiculate the actual CPI, then compute and write down how much faster is the ideal processor with 5.0 CPL. Answer: Consider a cache which is able to store 2048 bytes of memory data. To what cache block (entry) does the address 400 map, if this cache has 2-word blocks and is direct mapped? Answer: A direct mapped cache has the following metrics for a program execution: D-cache miss rate = 4% l-cache miss rate = 6% Miss penalty = 200 cycles Base CPI (ideal cache) = 4.0 The D-cache misses are caused only by the Load and Store instructions. These instructions are only 40% of total amount of instructions. Calculate the actual CPI, then compute (and write down) how much faster is the ideal processor with 4.0 CPI. (In yaur answer, use decimal point for nan-integer numbers). Answer:
Jun 11, 2022
SOLUTION.PDF

Get Answer To This Question

Related Questions & Answers

More Questions »

Submit New Assignment

Copy and Paste Your Assignment Here