For a particular 1.5 GHz PLL designed to have and a loop bandwidth of 500 kHz, it is required that the VCO’s inherent phase noise contribute only 10 ps rms to the absolute jitter at the PLL output. Find a specification on assuming the VCO’s phase noise is adequately modeled by .
Already registered? Login
Not Account? Sign up
Enter your email address to reset your password
Back to Login? Click here