Figure Q3(a) shows an output waveform for a combinational logic circuit. 62.223 ns Name Value 145 ns |50 ns |55 ns |60 ns |65 ns |70 ns clk 56X 561X 8 9 12 X 13 X 14 15 X0 12 X 13 X 1 15 XO1X2X 3 4 8...

Need quickly with step by step

Extracted text: Figure Q3(a) shows an output waveform for a combinational logic circuit. 62.223 ns Name Value 145 ns |50 ns |55 ns |60 ns |65 ns |70 ns clk 56X 561X 8 9 12 X 13 X 14 15 X0 12 X 13 X 1 15 XO1X2X 3 4 8 11 | a[3:0] | b[3:0] 14 9 10 14 10 11 i sum[3:0] 11 13 X 15 X i351 O I 15 13 DO 13 Figure Q3(a) (i) Identify the type of the combinational circuit. (ii) Identify all inputs and outputs with related number of bits. (iii) Draw the appropriate Register Transfer Level schematic that produce same output as shown in Figure Q3(a)