Consider the common source amplifier in Fig. P4.12 driving a capacitive load of . Assume and the gate dc bias voltage is set to keep in saturation. What current and device width are required to maximize the small-signal dc gain while maintaining a 3-dB bandwidth of at least 10 MHz?
a. Use the NMOS device parameters for the 0.18- μm CMOS process in Table 1.5.
b. Use the NMOS device parameters for the 45-nm CMOS process in Table 1.5. Compare your results with SPICE.
Already registered? Login
Not Account? Sign up
Enter your email address to reset your password
Back to Login? Click here