Can you think of a reason why ROMs tend to be nonvolatile and RAMs volatile?
Consider the Pentium processor with an 800-MHz front-side bus. What is the bandwidth of this bus?
We stated that DDR SDRAMs and RDRAMs compete for the high-end systems that
require higher bandwidth to support 533-MHz FSB. Suppose we use a four-channel
RDRAM memory subsystem. What is the clock frequency that this subsystem should
operate in order to meet the bandwidth requirement of the last question?
Already registered? Login
Not Account? Sign up
Enter your email address to reset your password
Back to Login? Click here