1. A microcontroller offers CPUS with integrated memory and peripheral interfaces. a. True b. False 2. In comparison to ASIC and PLD, VLSI technology offers better performance, smaller size and lower...


1. A microcontroller offers CPUS with integrated memory and peripheral<br>interfaces.<br>a. True<br>b. False<br>2. In comparison to ASIC and PLD, VLSI technology offers better performance,<br>smaller size and lower NRE costs.<br>a. True<br>b. False<br>3. For low volume production, a PLD based implementation of a processor<br>costs less than a full-custom implementation of the same processor.<br>a. True<br>b. False<br>4. Adding designers to the team reduces the productivity per designer due to<br>conflicts and management issues.<br>a. True<br>b. False<br>5. One way to improve a processor's performance is to reduce the size of its<br>datapath.<br>а. True<br>b. False<br>6. The Harvard memory architecture is more suited for pipelined processors.<br>a. True<br>b. False<br>7. EPROM is erasable and in-system programmable.<br>а. True<br>b. False<br>8. PSRAM is an SRAM with a permanent battery.<br>a. True<br>b. False<br>9. DRAM has higher bit density than SRAM<br>a. True<br>b. False<br>10. The

Extracted text: 1. A microcontroller offers CPUS with integrated memory and peripheral interfaces. a. True b. False 2. In comparison to ASIC and PLD, VLSI technology offers better performance, smaller size and lower NRE costs. a. True b. False 3. For low volume production, a PLD based implementation of a processor costs less than a full-custom implementation of the same processor. a. True b. False 4. Adding designers to the team reduces the productivity per designer due to conflicts and management issues. a. True b. False 5. One way to improve a processor's performance is to reduce the size of its datapath. а. True b. False 6. The Harvard memory architecture is more suited for pipelined processors. a. True b. False 7. EPROM is erasable and in-system programmable. а. True b. False 8. PSRAM is an SRAM with a permanent battery. a. True b. False 9. DRAM has higher bit density than SRAM a. True b. False 10. The "write-through" cache write mechanism is efficient and creates less bus traffic. a. True b. False

Jun 05, 2022
SOLUTION.PDF

Get Answer To This Question

Related Questions & Answers

More Questions »

Submit New Assignment

Copy and Paste Your Assignment Here